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ABSTRACT: We report on the effects of ionizing radiation on 65 nm CMOS transistors held at
approximately −20 ◦C during irradiation. The pattern of damage observed after a total dose of 1
Grad is similar to damage reported in room temperature exposures, but we observe less damage
than was observed at room temperature.
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1. Introduction
The need for extremely radiation tolerant electronics is one of the major issues confronting high
energy physics in the era of High Luminosity running at the CERN [1] Large Hadron Collider
(HL-LHC). Tests by Bonacini, et al. [2] at CERN, published in 2012, established 65 nm CMOS as
the leading candidate technology for HL-LHC electronics. Using an X-ray beam, Bonacini, et al.
exposed 65 nm transistors to a total dose of 200 Mrad. Their results showed, with one exception,
relatively small changes in transistor parameters for normal layout standard gate oxide thickness
(core) transistors. The exception was a dramatic loss of maximum drain-source current in the
narrowest PMOS transistors. The CERN group concluded that 65 nm CMOS technology could be
used for HL-LHC applications with no special design considerations, except that all core devices
should have width greater than 360 nm.
The RD53 collaboration was formed in 2014 to further explore the feasibility of using 65 nm
CMOS technology to design a pixel readout chip for use at the HL-LHC [3]. The group estab-
lished a total ionizing dose tolerance goal of 1 Grad. The measurements reported in this paper
were done in the context of RD53. Discussions late in 2013 within RD53 centered on the fact that
the data presented in reference [2], and also subsequent data collected by the CERN group and by
a group from CPPM [4], contain evidence of significant room temperature annealing during the
time between X-ray exposures. Both CMS and ATLAS currently plan to operate their HL-LHC
pixel vertex detectors at approximately −20 ◦C. This choice is because the silicon strip trackers
will operate at −20 ◦C in order to limit leakage current in the silicon sensors, which would oth-
erwise require much more cooling and therefore more mass in the tracking volume. Concern was
expressed that because of reduced annealing, 65 nm circuits might experience greater radiation
damage than had been observed in room temperature exposures if the circuits were maintained at
−20 ◦C during irradiation.
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We report the results of an irradiation of 65 nm transistors performed using the Gamma Irra-
diation Facility[5] at Sandia National Laboratories [6]. The devices under test were maintained at
a temperature .−20 ◦C during irradiation.
2. Apparatus and Technique
2.1 Test ASIC
A 65 nm CMOS Application Specific Integrated Circuit (ASIC) containing individual transistors
connected to wire bond pads was designed at Fermilab and fabricated by the Taiwan Semiconductor
Manufacturing Company (TSMC)[7].1 The test ASIC was part of a multi-project wafer submitted
to TSMC through the Metal Oxide Semiconductor Implementation Service (MOSIS)[8]. The chip
was divided into two parts, one part intended primarily for lifetime studies of devices operated at
liquid argon temperature, and one part intended for radiation tolerance testing. Transistors intended
for radiation tolerance testing were laid out in groups of similar transistors (for instance, NMOS
transistors with channel length L = 60 nm and width W from 120 nm to 1000 nm). Within a
group, all transistors share a diode-protected gate pad, and an (unprotected) source/drain pad. The
other drain/source of every transistor is connected to its own (unprotected) wire bonding pad. We
tested PMOS and NMOS core (1.2 V) transistors, and NMOS I/O (2.5 V) transistors (with double
thickness gate oxide).
2.2 ASIC package, test equipment, and measurement procedures
The test ASICs were wire bonded into (64-pin) pin grid array (PGA) chip carriers so that they
could be irradiated on simple printed circuit boards (PCBs) containing only sockets for the ASICs
and connectors for bias voltages. Transistor characteristics were measured by mounting one chip
carrier at a time on a test board containing switches that allowed individual transistors to be mea-
sured independently. The number of pads on the test ASICs was too large to allow all pads to be
wire bonded in one package, given the chosen chip carrier, so three different packages with differ-
ent wire bonding patterns were made. One package had bonds only to devices intended for cold
tests. NMOS transistors were wire bonded in the second package, and PMOS transistors were wire
bonded in the third package. The devices intended for cold tests are all large transistors unlikely to
be used in a pixel readout ASIC. They have been excluded from this analysis.
A different PCB was used to test each ASIC package. A simplified schematic of the PCB
used to test NMOS transistors is shown in Figure 1. The PCB used to test PMOS transistors was
very similar. Two Keithley[10] 237 Source Measurement Units (SMUs)[11] were used, one to
bias transistor gates, and one to measure drain-souce current. A Labview[12] program running
on a laptop computer was used to sequence and control the measurements. The two SMUs were
controlled via General Purpose Interface Bus (GPIB)[13]. Logic on the test PCB was controlled via
USB using a National Instruments[14] USB-6501 I/O board[15], connected to the test PCB by a
ribbon cable. Bias voltage for the protection diodes was generated by a voltage regulator on the test
PCB from the 5 V provided by the laptop USB port. The Labview program controlled solid state
switches on the test PCB that connected one of the SMUs to a single gate pad at a time; unused
1Our test chip was fabricated at TSMC fab 14; the devices tested earlier at CERN were fabricated at TSMC fab 12[9].
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Figure 1. Simplified schematic of the PCB used to measure NMOS transistor characteristics.
gates were grounded. The program controlled LEDs on the test PCB to indicate how mechanical
(rotary) switches on the test PCB should be set to connect the other SMU to a single transistor drain
(unused drains were left floating). All three voltage sources were referenced to a common ground
plane on the test PCB, and the source pads for all transistors in a package were connected directly
to this ground. The fact that we did not separate the return current path for the two SMUs, together
with possible parasitic circuits involving the protection diodes and the solid state switches in the
OFF state, made it impossible for us to accurately measure the leakage current of transistors in the
ASIC packages.
2.3 Irradiation
The Sandia National Laboratories Gamma Irradiation Facility (GIF) uses 60Co sources to provide
controlled doses of ionizing radiation. 60Co decays by beta decay to an excited state of 60Ni. 60Ni
relaxes to the ground state by emitting two gamma rays of energy 1.17 and 1.33 MeV [16]. At the
Sandia GIF, 60Co is held in stainless steel “source pins” that are 3/8 inch diameter and 18 inches
long. A number of source pins are mounted in an array and to first order, none of the beta electrons
escapes the steel source pins. When not in use, the sources are kept at the bottom of an 18 foot
deep pool of deionized water which provides shielding. The facility has three shielded irradiation
cells in a single high bay area above the shielding pool. Each irradiation cell has an opening in the
floor that allows a source array to be raised out of the water into the cell by an elevator. The cell
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that was used in these irradiations contained an array of 40 source pins arranged in a straight line.
The array contained approximately 225 kCi of 60Co. Our test ASICs were held inside stainless
steel thermos bottles (see Figure 2) positioned approximately 2 inches from the face of the source
array.2 Cooling was provided by vortex tube coolers [17] mounted in holes drilled through the
plastic thermos bottle lids.
The dose rate was 1425 rad/second as measured by an ion chamber placed inside one of the
thermos bottles.3 The uniformity of the radiation field was checked by irradiating thermolumines-
cent dosimeters (TLDs) taped to each of the chip carriers on the irradiation PCBs. The TLDs were
read at the Radiation Metrology Laboratory at Sandia National Laboratories. The nonuniformity
was measured to be less than 6% RMS by comparing the truncated mean (middle two of four) of
the four TLDs at each chip carrier position to the average of truncated means, for measurements
taken at the start and end of the irradiation. This variation, which we did not correct for because
it showed no obvious pattern at the different chip carrier positions, dominates the error on the ion
chamber measurement. The TLD measurements also provided a check of the dose rate measured
with the ion chamber.
Figure 2. Pictures are shown of a thermos bottle assembly, including an irradiation board with four chip
carriers, before insertion of the irradiation board into the thermos bottle. In the left photo, the red arrow
points to the vortex tube[17] on top of the thermos bottle lid. In the right photo, the red arrow points to an
antistatic bag which wraps the irradiation board and (LEMO) low-voltage cable before irradiation. These
bags separate the boards and voltage cables from the not-very-dry thermos bottle environment, and provide
protection from the metal thermos bottle wall (the test structures are as close to the inner thermos bottle wall
as is safe, but not touching). During irradiation, copper pipe was used to deliver air to the vortex tubes.
During irradiation, gamma rays interacted in the walls of the thermos bottles and directly
2The standard practice for 60Co irradiation calls for the electrical devices being tested to be shielded with 1.5mm of
lead followed by 0.7 - 1.0 mm of aluminum[20] “in order to minimize dose enhancement effects caused by low-energy
scattered radiation.” Our setup did not include a lead-aluminum shielding structure.
3All dosimetry was provided by Sandia National Laboratories.
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heated the inside of the thermos bottles. In order to maintain the temperature of the test devices at
less than −20 ◦C during long irradiations, especially during daytime when the outside temperature
was ∼ 35 ◦C, it was necessary to precool the compressed air input to the vortex tubes and to insu-
late the copper tubes carrying air to the vortex tubes. Figure 3 shows the temperature of the two
thermos bottles during long irradiations. Temperatures were measured using a K-type thermocou-
ple in each thermos bottle, read out and recorded with a Fluke 52 II digital thermometer[18]. The
calibration error for K-type thermocouples used near−20 ◦C is±2.2 ◦C[19]. The precooling of the
compressed air was improved after the first two long irradiations, during which the temperature in
one of the two thermos bottles reached −15 ◦C.
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Figure 3. The temperature measured inside the two thermos bottles (#1 in blue and #2 in red) during long
irradiations. No irradiation was performed during the day on (Saturday) June 8, or on June 9. The two spikes
where the temperature reached about 8◦C in both thermos bottles for 30 minutes late on June 12 occurred
because the compressed air unexpectedly shut off.
During irradiation the chip carriers were mounted in sockets on irradiation PCBs. Each irradi-
ation PCB held four chip carriers (see Figure 2), two for PMOS packages, and one each for NMOS
and cold transistor packages. Transistor bias voltages were provided by Keithley 237 SMUs (lo-
cated outside the shielded irradiation cell) connected to the irradiation PCBs by 20 foot long triax
cables. The PMOS transistors were biased in two different ways. In one package, the drains,
sources, and gates were held at 1.2 V and the substrate was grounded; the other package was bi-
ased with all the gates and the substrate grounded, while the drains and sources were held at 1.2
V. The gates of both the core NMOS and the I/O NMOS were biased at 1.2 V; all other nodes
were grounded. Twelve irradiations were performed over 15 days, as shown in Table 1. After each
irradiation step, a single characteristic curve was recorded for each transistor. All measurements
were made at room temperature. The drain-source voltage was set to 1.2 V and the drain-source
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Table 1. The irradiation schedule, showing the 2 weeks it took to accumulate 1 Grad.
Date Length Dose(Mrad) Cumulative Dose(Mrad)
June 2 1 hour 5 5
June 3 1 hour 5 10
June 3 1 hour 45 mins 9 19
June 3 4 hour 15 mins 22 41
June 4-5 12 hours 62 103
June 5-6 22 hours 113 215
June 6-7 22 hours 113 329
June 9-10 22 hours 113 441
June 10-11 17 hours 87 528
June 11-12 22 hours 113 641
June 12-13 22 hours 113 754
June 13-16 66 hours 339 1093
current was measured as the gate-source voltage was swept from 0 to 1.2 V. It took∼10 minutes to
test the transistors in each package. The ASIC packages were kept at −20 ◦C in a freezer when not
being tested or irradiated.
Pre-irradiation measurements of the transistors showed that a small number of transistors were
broken either in fabrication or in the wire bonding process. Approximately half of the transistors
that were irradiated failed during the 15 days at Sandia. One group of 12 NMOS transistors was
broken mechanically by mishandling. Most of the other transistors that failed also did so in groups,
but without an obvious cause. We replaced the package containing the group of 12 failed NMOS
transistors partway through the irradiation. The replacement package received a total dose of 878
Mrad. Tables 2 and 3 list all of the transistors included in this study and note which transistors
failed and when the failures occurred. Broken transistors were easily identified. For many, the
drain-source current was either very small or very large, independent of gate bias. For a smaller
number, the drain-source current varied approximately linearly with gate bias.
The most likely cause of transistor failures is electrostatic discharge (ESD). We took a number
of steps to reduce the probability of ESD, but our procedures had some deficiencies. The chip
carrier packages were transported in an antistatic box and when a package was mounted on, or
removed from a PCB, the work was done on a grounded antistatic mat by a person wearing a wrist
grounding strap. The PCB was grounded before a chip carrier was inserted into or removed from
a socket, but no ESD precautions were taken when the irradiation PCBs were inserted into the
thermos bottles or when bias cables were connected. All transistor gate pads were diode protected
on-chip, but none of the source or drain pads was ESD protected. Moreover, bias for the on-chip
protection diodes was provided through only one pin of the PGA chip carriers. If this pin failed
to make contact before other pins while a package was being inserted into a socket, the protection
diodes may not have been biased when they were needed most.
After the irradiations, the devices were kept at−20 ◦C in a freezer that could be powered either
by 120 V or by 12 V and transported to Fermilab. Once at Fermilab the transistors were removed
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Table 2. NMOS transistors: Each entry in one of the last three columns corresponds to a transistor and
indicates the dose accumulated before the transistor was broken. Transistors that were not broken have no
entry. Zero indicates a transistor that was broken before irradiation. Transistors in the upper part of the table
have standard thickness gate oxide; those in the lower part have gate oxide that is twice normal thickness.
All transistors are standard layout unless otherwise indicated; ELT indicates enclosed layout. Transistors
that share a gate pad are grouped together. IC2 received the full dose of 1.1 Grad; IC3 was replaced by IC1
after a dose of 215 Mrad, so IC1 received 878 Mrad. IC1 and IC3 were irradiated in thermos #1; IC2 was
irradiated in thermos #2.
W/L (nm) Type (if not simple) Gate IC1 IC2 IC3
120/60 1 0 328 43
240/60 1 5 43
360/60 1 5 43
480/60 1 5 0
600/60 1 0 5 43
1000/60 1 754
5000/500 2 754
5000/5000 2 426 754
120/60 Triple well 2 328 43
5000/60 Triple well 2 328 43
1500/300 Zero Vt 2 5 43
2050/60 ELT 2 0 5 43
2240/300 Zero Vt ELT 2 328 43
400/280 3 754
500/280 3 754
800/280 3 754
1000/280 3 754
5000/500 3 754
5000/5000 3 754
2220/280 ELT 3 754
3380/1200 Zero Vt ELT 3 754
400/280 Triple well 3 426 754
800/280 Triple well 3 754
from the freezer and kept at room temperature for one week. Multiple measurements were taken
during this time. Then the transistors were held in an oven at 100 ◦C for another week and a final
set of measurements was made. This annealing schedule can be seen in Table 4. The transistors
were not biased during transport or annealing.
3. Analysis and Results
Two quantities were extracted from each transistor characteristic: the maximum drain-source cur-
rent and the (saturation) threshold voltage Vth. The quadratic extrapolation method was used to
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Table 3. PMOS transistors: Each entry in one of the last four columns corresponds to a transistor and
indicates the dose accumulated before the transistor was broken. Transistors that were not broken have no
entry. IC4 and IC6 were biased with Vs = Vd = Vg. IC5 and IC7 were biased with Vs = Vd = 1.2 V and
Vg =GND. All four packages received the full dose of 1.1 Grad. IC4 and IC5 were irradiated in thermos #2;
IC6 and IC7 were irradiated in thermos #1.
W/L (nm) Gate IC4 IC5 IC6 IC7
120/60 1 0 218 531
360/60 1 328 13
600/60 1 0 754 43 443
1000/60 1 5 531
5000/500 2 0
5000/5000 2 328 531
Table 4. The annealing times and temperatures of the transistors.
Annealing Schedule
June 16-24 −20◦C 8 Days
June 24 - July 1 Room Temperature 7 Days
July 1-8 100 ◦C 7 Days
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Figure 4. This figure illustrates the quadratic extrapolation method used to determine the (saturation) thresh-
old voltage (Vth) of an NMOS transistor. The data shown is from the pre-irradiation measurement of the
240/60 transistor in IC3. For PMOS transistors, |Ids| is used since Ids is negative.
determine the threshold voltage[21]. As shown in Figure 4,Vth is defined to be the voltage at which
a line tangent to the curve
√|Ids| vs Vgs at the point of maximum d√|Ids|dVgs intercepts the Ids = 0
axis. We determined the slope of the curve by fitting it with a fifth order polynomial and dif-
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ferentiating the fit function. In Figure 4, the red squares were computed using finite differences(√
Ids(N+1)−
√
Ids(N)
Vgs(N+1)−Vgs(N)
)
; the black line is the result of differentiating the fit to the curve
√|Ids| vsVgs.
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Figure 5. Transistor characteristic curves for total dose up to 1.1 Grad of (upper left) a 120/60 core PMOS,
(upper right) a 360/60 core PMOS, and for total dose up to 878 Mrad of (lower left) a 240/60 core NMOS,
and (lower right) a 1000/280 2.5 V NMOS.
Figure 5 illustrates the radiation effects observed in our data. The most prominent effect is a
decrease of the maximum drain-source current of core PMOS transistors. The fractional decrease
is largest for the smallest PMOS transistors; the maximum drain-source current of the smallest
PMOS decreased by more than a factor of two. The maximum drain-source current of core NMOS
transistors also decreased, but only by ∼ 5−10%. No significant threshold shift was observed for
any of the core transistors, but the threshold voltage of NMOS I/O transistors increased by 100 -
200 mV. No error bars are included in the figures because the uncertainty in the SMU measurements
is smaller than the symbols used to plot the measurements.
No significant difference was observed between the radiation-induced changes of PMOS tran-
sistors biased during the irradiation with the gate in the ON state and PMOS transistors biased with
the gate in the OFF state. This is illustrated in Figure 6.
Figure 7 demonstrates the annealing effects observed in our data. Both the PMOS core tran-
sistors and the NMOS I/O transistors recovered significantly during the annealing period.
Figures 8 and 9 show the evolution of the maximum drain-source current for a representative
selection of PMOS and NMOS core transistors during irradiation and annealing. We did not ob-
serve any significant differences in the effect of radiation on the various different types of NMOS
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Figure 6. The change in maximum drain-source current for similar PMOS core transistors irradiated with
different gate bias voltages. The graph on the left is for 120/60 transistors and the graph on the right is for
360/60 transistors. The lines connecting points do not represent a fit, and are included only to make the
plots easier to read. The transistor characteristics measured for transistors in package IC5 after 754 Mrad
was accumulated were all offset by current not likely to have passed through the transistors (this can be seen
in Figure 5). Lines are not drawn through these points. The most likely source of these offsets is leakage
current due to moisture caused by condensation on the cold IC package.
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Figure 7. Transistor chararcteristic curves during the annealing period for (left) a 120/60 core PMOS and
(right) a 1000/280 2.5 V NMOS.
transistors tested (normal layout, enclosed layout, triple well, and zero Vth). Figure 10 shows
the threshold shift of a representative selection of NMOS I/O transistors during irradiation and
annealing.
4. Summary
Previous measurements have established 65 nm CMOS as the leading candidate technology for HL-
LHC electronics. After an exposure of 200 Mrad, Bonacini, et al. reported [2], with one exception,
only minor changes in transistor parameters. The exception was a significant loss of maximum
drain-source current by narrow PMOS core transistors. They reported a 50% reduction in maximum
drive current for a 120/60 PMOS core transistor and a 35% loss for a 360/60 PMOS core transistor.
This irradiation of “cold” 65 nm CMOS transistors was motivated by a concern that damage to
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Figure 8. The graph on the left shows the loss of maximum drain-source current during irradiation for 4
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Figure 9. The graph on the left shows the loss in maximum drain-source current after each irradiation step
for 9 NMOS core transistors. The graph on the right shows the change in maximum drain-source current for
the same 9 transistors during and after annealing.
pixel vertex detector readout electronics operated at −20 ◦C might be greater than observed in
room temperature irradiations. Our measurements show the same pattern of effects as observed
previously, but the damage is less severe than was observed at room temperature, rather than more
severe.
5. Acknowledgments
We wish to thank Charles Bowen of the University of Colorado Department of Physics Preci-
sion Machine Shop, Nina Moibenko of Fermilab’s Electrical Engineering Department, and Donald
Hanson, Maryla Wasiolek, and Nathan Hart of the Sandia National Laboratories Gamma Irradia-
– 11 –
Radiation(Mrad)
0 100 200 300 400 500 600 700 800 900
Th
re
sh
ol
d 
Vo
lta
ge
 S
hi
ft(V
)
-0.3
-0.2
-0.1
0
0.1
0.2
400/280 nm
500/280 nm
800/280 nm
1000/280 nm
ELT 2220/280 nm
Vth=0 3380/1200 nm
Triple Well 800/280 nm
Vth=0 ELT 3450/1200 nm
Annealing Duration(Days)
0 5 10 15 20
Th
re
sh
ol
d 
Vo
lta
ge
 S
hi
ft(V
)
-0.3
-0.2
-0.1
0
0.1
0.2
400/280 nm
500/280 nm
800/280 nm
1000/280 nm
ELT 2220/280 nm
Vth=0 3380/1200 nm
Triple Well 800/280 nm
Vth=0 ELT 3450/1200 nm
T = -20 C T = 25 C T = 100 C
Figure 10. The shift in threshold voltage for 8 NMOS I/O transistors irradiated to 878 MRad is shown in the
graph on the left, while the graph on the right showsVth for the same 8 transistors during and after annealing.
No significant annealing was observed for the two zero Vth I/O transistors.
tion Facility. This work was supported in part by Department of Energy grant (DE-SC0006963).
Fermilab is operated by Fermi Research Alliance, LLC under Contract No. DE-AC02-07CH11359
with the United States Department of Energy.
References
[1] CERN, the European Organization for Nuclear Research, CH-1211 Geneva 23, Switzerland;
http://home.web.cern.ch
[2] S. Bonacini, et al., “Characterization of a commercial 65 nm CMOS technology for SLHC
applications,” 2012 JINST 7 P01015
[3] J. Christiansen, et al., “RD Collaboration Proposal: Development of pixel readout integrated circuits
for extreme rate and radiation,” CERN-LHCC-2013-008; LHCC-P-006. Available at
http://rd53.web.cern.ch/RD53/.
[4] M Barbero and M. Menoui, private communication.
[5] http://www.sandia.gov/research/facilities/gamma irradiation facility.html.
[6] Sandia National Laboratories, P.O. Box 5800, Albuquerque, NM 87185
[7] TSMC Corporate Headquarters, 8, Li-Hsin Rd. 6, Hsinchu Science Park, Hsinchu 300-78, Taiwan,
R.O.C.; telephone: +866-3-5636688; http://www.tsmc.com
[8] MOSIS, 4676 Admiralty Way, 7th floor, Marina del Rey, CA 90292; telephone: +1-310-448-9400;
http://www.mosis.com
[9] Sandro Bonacini, private communication.
[10] Keithley, 28775 Aurora Road, Cleveland, Ohio 44139; telephone: +1-440-248-0400
[11] A data sheet for the Keithley 237 is available at http://www.keithley.com/data?asset=5512
[12] http://www.ni.com/labview/
[13] A history of GPIB and IEEE-488 is available at http://www.ni.com/white-paper/3419/en/pdf
[14] National Instruments, 11500 N. Mopac Expressway, Austin TX 78759; telephone: +1-877-387-0015
– 12 –
[15] A data sheet for the NI USB-6501 is available at http://www.ni.com/datasheet/pdf/en/ds-135
[16] K.A. Olive, et al. (Particle Data Group), Chin. Phys. C, 38, 090001 (2014), page 466
[17] Vortec 106-4-H vortex tubes were purchased from Vortec (www.vortec.com), part of the ITW Air
Management business unit of Illinois Tool Works.
[18] Fluke Corporation, 6920 Seaway Boulevard, Everett, WA 98206; telephone: +1-425 347-6100
Specifications for the Fluke 52 digital thermometer are available at
http://en-us.fluke.com/products/thermometers/fluke-52-ii-thermometer.html#techspecs
[19] “Manual on the Use of Thermocouples in Temperature Measurement: 4th Edition,” ASTM
International, West Conshohocken, PA, 2014 (1993).
[20] ASTM Standard F1892-12, 2012, “Standard Guide for Ionizing Radiation (Total Dose) Effects
Testing of Semiconductor Devices," ASTM International, West Conshohocken, PA,
2014,DOI:10.1520/F1892-12, http://www.astm.org.
[21] Dieter K. Schroder, Semiconductor Material and Device Characterization, John Wiley and Sons, Inc.,
New York 1998.
– 13 –
